P.O. E.....

If Undeliverable Return in Ten Days Alexandria, VA 22313-1450

OFFICIAL'BUSINESS PENALTY FOR PRIVATE USE, \$300



AN EQUAL OPPORTUNITY EMPLOYER



DITED STATES PATENT AND TRADEMARK OFFICE UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov ATTORNEY DOCKET NO. CONFIRMATION NO. FIRST NAMED INVENTOR APPLICATION NO 10/675,027 09/30/2003 Dennis Kim RAMB-01016US0 5412 **EXAMINER** 38456 7590 09/03/2009 PANWALKAR, VINEETA S **DENIRO/RAMBUS** ART UNIT PAPER NUMBER **575 MARKET STREET SUITE 2500**

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

DATE MAILED: 09/03/2009

(application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 315 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 315 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

. SAN FRANCISCO, CA 94105

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

NOTICE OF ALLOWANCE AND FEE(S) DUE

38456

7590

09/03/2009

DENIRO/RAMBUS 575 MARKET STREET SUITE 2500 SAN FRANCISCO, CA 94105 EXAMINER

PANWALKAR, VINEETA S

ART UNIT PAPER NUMBER

DATE MAILED: 09/03/2009

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/675.027	09/30/2003	Dennis Kim	RAMB-01016US0	5412

TITLE OF INVENTION: CLOCK-DATA RECOVERY ("CDR") CIRCUIT, APPARATUS AND METHOD FOR VARIABLE FREQUENCY DATA

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1510	\$300	\$0	\$1810	12/03/2009

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. THIS STATUTORY PERIOD CANNOT BE EXTENDED. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:

- A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.
- B. If the status above is to be removed, check box 5b on Part B Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or

If the SMALL ENTITY is shown as NO:

- A. Pay TOTAL FEE(S) DUE shown above, or
- B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.
- II. PART B FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.
- III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: Mail Stop ISSUE FEE
Commissioner for Patents

P.O. Box 1450 Alexandria, Virginia 22313-1450 or <u>Fax</u> (571)-273-2885

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where

CURRENT CORRESPONDENCE ADDRESS (Note: Use Block 1 for any change of address) 38456 7590 09/03/2009 DENIRO/RAMBUS 575 MARKET STREET SUITE 2500			Fe na	e(s) Transmittal. The ners. Each addition:	is certi il pape	ficate cannot he used to	r domestic mailings of the or any other accompanying at or formal drawing, must
			. II St ad tra	Certificate of Mailing or Transmission I hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being facsimile transmitted to the USPTO (571) 273-2885, on the date indicated below.			
SAN FRANCIS	CO, CA 94105					,	(Depositor's name)
							(Signature)
	•		L				(Date)
APPLICATION NO.	FILING DATE		FIRST NAMED INVENTO	R	ATTC	PRNEY DOCKET NO.	CONFIRMATION NO.
10/675,027	09/30/2003		Dennis Kim		R.	AMB-01016US0	5412
		OVERY ("CDR") CIRCU	·				DATE DUE
APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUI		E FEE	TOTAL FEE(S) DUE	
nonprovisional	NO	\$1510	\$300 T	\$0 ¬		\$1810	12/03/2009
L	IINER	ART UNIT	CLASS-SUBCLASS	J			
	R, VINEETA S ence address or indicatio	2611	375-354000 2. For printing on the				
CFR 1.363). Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached. "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. Use of a Customer Number is required. 3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON			(2) the name of a single firm (having as a member a registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed. N THE PATENT (print or type)				
(A) NAME OF ASSI	GNEE	ified below, no assignee oletion of this form is NO categories (will not be pr	(B) RESIDENCE: (CIT	Y and STATE OR (COUNT	ΓRY)	cument has been filed for
			D. Payment of Fee(s): (PI A check is enclosed Payment by credit c	ease first reapply a ard. Form PTO-2038	ny prev	viously paid issue fee s	hown above)
			☐ The Director is hereby authorized to charge the required fee(s), any deficiency, or credit any overpayment, to Deposit Account Number(enclose an extra copy of this form).				
a. Applicant claim	itus (from status indicated as SMALL ENTITY statu	is. See 37 CFR 1.27.	☐ b. Applicant is no lo	nger claiming SMA	LL EN	TITY status. See 37 CF	R 1.27(g)(2).
NOTE: The Issue Fee an interest as shown by the	nd Publication Fee (if requestree ords of the United Sta	uired) will not be accepted tes Patent and Trademark	d from anyone other than Office.	the applicant; a reg	stered	attorney or agent; or the	e assignee or other party in
Typed or printed name			Registration No.				
This collection of inform an application. Confiden submitting the complete this form and/or suggest Box 1450, Alexandria, V Alexandria, Virginia 223	nation is required by 37 C titality is governed by 35 d application form to the ions for reducing this but /irginia 22313-1450. DC 313-1450.	FR 1.311. The informatic U.S.C. 122 and 37 CFR USPTO. Time will vary den, should be sent to th ONOT SEND FEES OR	on is required to obtain or 1.14. This collection is education is education of the chief Information Officompleted FORMS	retain a benefit by stimated to take 12 ividual case. Any co cer, U.S. Patent and FO THIS ADDRES:	he pub minutes ommen Trader S. SEN	lic which is to file (and s to complete, including ts on the amount of tim nark Office, U.S. Depa D TO: Commissioner for	by the USPTO to process) g gathering, preparing, and it you require to complete rtment of Commerce, P.O. or Patents, P.O. Box 1450,

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

	Application No.	Applicant(s)
1	10/675,027	KIM ET AL.
Notice of Allowability	Examiner	Art Unit
	VINEETA S. PANWALKAR	2611
The MAILING DATE of this communication appear All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIOF the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in this ap or other appropriate communicatio GHTS. This application is subject and MPEP 1308.	oplication. If not included n will be mailed in due course. THIS to withdrawal from issue at the initiative
2. A The allowed claim(s) is/are <u>1.3,5-8,10-24,30,34-38, now re</u>	<u>numbered 1-27</u> .	
 Acknowledgment is made of a claim for foreign priority ur a) All b) Some* c) None of the: 1. Certified copies of the priority documents have 2. Certified copies of the priority documents have 3. Copies of the certified copies of the priority documents have International Bureau (PCT Rule 17.2(a)). * Certified copies not received:	been received. been received in Application No	
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		complying with the requirements
4. A SUBSTITUTE OATH OR DECLARATION must be subm INFORMAL PATENT APPLICATION (PTO-152) which give		
5. CORRECTED DRAWINGS (as "replacement sheets") mus	t be submitted.	
(a) \square including changes required by the Notice of Draftspers	on's Patent Drawing Review (PTO	-948) attached
1) hereto or 2) to Paper No./Mail Date		
(b) ☐ including changes required by the attached Examiner's Paper No./Mail Date	s Amendment / Comment or in the 0	Office action of
Identifying indicia such as the application number (see 37 CFR 1, each sheet. Replacement sheet(s) should be labeled as such in t		
6. DEPOSIT OF and/or INFORMATION about the deposit attached Examiner's comment regarding REQUIREMENT	sit of BIOLOGICAL MATERIAL	must be submitted. Note the
Attachment(s)		
1. Notice of References Cited (PTO-892)	 5. ☐ Notice of Informal F 6. ☐ Interview Summary 	
2. Notice of Draftperson's Patent Drawing Review (PΓΟ-948)	Paper No./Mail Da	te
Information Disclosure Statements (PTO/SB/08), Paper No./Mail Date	7. X Examiner's Amend	ment/Comment
4. Texaminer's Comment Regarding Requirement for Deposit of Biological Material		ent of Reasons for Allowance
	9. Other	

DETAILED ACTION

Page 2

Examiner's Amendment

1. An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

Authorization for this examiner's amendment was given in a telephone interview with Mr. Kirk DeNiro (Reg. No. 35854) on 8/20/09.

The application has been amended as follows:

2. In the claims:

Replace claim 1 with:

1) (Currently Amended) A circuit, comprising:

a clock circuit capable of generating a clock signal having a phase, the clock circuit including a phase adjuster capable of making an adjustment to the phase of the clock signal during each of a plurality of adjustment cycles in response to an adjustable phase step-size;

a sampler, coupled to the clock circuit, capable of receiving, in esponse to the clock signal, a data signal having a variable data bit-rate by outputting sampled data bits as received data signal; and

wherein the circuit further includes phase detection and logic circuitry capable of stalling adjustment of the phase of the clock signal during one or more current adjustment cycles in response to data phase

information derived from a plurality of data bits during one or more previous adjustment cycles,

wherein the circuit further includes a phase adjust step-size logic capable of outputting the adjustable phase step-size having an adjustable magnitude dependent on the variable data bit-rate. --

2b. Cancel claim 2.

2c. Replace claim 3 with:

--3) (Currently Amended) The circuit of claim 1, wherein the phase adjust stepsize logic is capable of outputting the adjustable phase step-size having a direction dependent on the variable data bit-rate. --

2d. Replace claim 10 with:

- -- 10) (Currently Amended) A circuit, comprising:
- a clock circuit capable of generating a clock signal in response to an adjustable phase step-size; and
- a sampler, coupled to the clock circuit, capable of receiving, in response to the clock signal, a data signal having a variable data bit-rate,
- pherein the circuit includes an indicator capable of adjusting the adjustable phase step-size in response to the variable data bit-rate,
- wherein the circuit includes a counter for obtaining a first step-size and the circuit includes a second step-size, wherein the first step-size and the second step-size are summed to obtain the adjustable phase step-size

e. Replace claim 12 with

Art Unit: 2611

--12) (Currently Amended) The circuit of claim 1, wherein the circuit includes an averaging circuit capable of averaging a plurality of up signals to obtain an average up value and a plurality of down signals to obtain an average down value, and outputting the adjustable phase step-size in response to a comparison of the average up value and the average down value. --

Page 4

2f. Replace claim 14 with:

- --14) (Currently Amended) A circuit, comprising:
- a clock circuit capable of generating a clock signal in response to a phase adjust signal;
- a sampler, coupled to the clock circuit, capable of receiving, in response to the clock signal, a data signal having a variable data bit-rate; and,

wherein the circuit comprises,

- a first stage, coupled to the sampler, capable of outputting a first stage output signal in response to a sampled data signal;
- a second stage, coupled to the first stage, capable
- of outputting a second stage output signal in response to the first stage output signal;
- a third stage capable of outputting the phase adjust signal in response to the second stage output signal; and,
- stall logic, coupled to the first, second and third stages, and capable of holding the phase adjust signal in response to the first and second stage output signals.

2g. Replace claim 18 with:

- =18) (currently amended) A circuit, comprising:
- a clock circuit capable of generating a clock signal in response to a phase adjust signal having an adjustable step-size; and,

Art Unit: 2611

a sampler capable of receiving, in response to the clock signal, a data signal

Page 5

wherein the circuit includes,

having a variable data bit-rate;

a first stage, coupled to the sampler, capable of outputting a first stage output signal in response to a sampled data signal;

a second stage, coupled to the first stage, capable

of outputting a second stage output signal in response to the first stage output signal;

a third stage capable of outputting the phase adjust signal, having a first stepsize, in response to the second stage output signal;

stall logic, coupled to the first, second and third stages, capable of holding the phase adjust signal in response to the first and second stage output signals;

an indicator, coupled to the third stage, capable of outputting a second step-size in response to the variable data bit-rate; and,

a counter, coupled to the third stage and the indicator, capable of outputting the phase adjust signal having the adjustable step-size in response to the first and second step-sizes. --

h. Introduce new claim 34 as follows:

34. (New) The method of claim 30, wherein the signal is received in response a clock signal and wherein the update rate is a divisor of a frequency of a clock signal. --

Introduce new claim 35 as follows:

35) (New) The method of claim 30, further comprising determining phase information associated with the plurality of digital data signals including:

sescribilizing the plurality of digital data signals to output a group of data hits to paralle;

Art Unit: 2611

comparing phases of the of the group of digital data bits with a phase of a clock signal to generate the plurality of up signals and the plurality of down signals; and determining the phase information based on the plurality of up signals and the plurality of down signals. --

Page 6

2j: Introduce new claim 36 as follows:

--36) (New) The method of claim 30, wherein the signal is a data signal having the variable data bit-rate and the signal is received in response to the clock signal and further comprising:

updating a phase of the clock signal based on the adjustable step size. --

2k. Introduce new claim 37 as follows:

--37) (New) The circuit of claim 1, wherein the circuit includes multiple pipelined stages that are controlled by a timing signal having a frequency that is a divisor of a frequency of the clock signal. --

2l. Introduce new claim 38 as follows:

--38) (New) The circuit of claim 1, wherein the circuit further comprises a deserializer coupled between an output of the sampler and the clock circuit, and wherein the circuit compares phases of a plurality of data bits output from the deserializer with the phase of the clock signal to generate a plurality of up signals and a plurality of down signals, the circuit derives the data phase information based on the plurality of up signals and the plurality of down signals. --

3. In the specification:

3a. In line 13 on Page 3 of the specification, replace "the Clock-circuit" with the

Application/Control Number: 10/675,027 Page 7

Art Unit: 2611

3b. In line 20 on Page 3 of the specification, replace "the Clock circuit" with --the circuit --.

3c. In line 22 on Page 3 of the specification, replace "the Clock circuit" with --the circuit --.

3d. Replace the Abstract with:

A circuit, such as a CDR circuit, includes a sampler to receive a data signal having a variable data bit-rate responsive to a clock signal in an embodiment of the present invention. A clock circuit is coupled to the sampler and generates the clock signal responsive to a selectable update rate and a selectable phase adjust step-size. In a second embodiment of the present invention, the circuit includes a Stall logic that is coupled to first, second and third stages and is capable to hold the phase adjust signal responsive to the first and second stage output signals. In a third embodiment of the present invention, an indicator detects the variable data bit-rate and a counter provides the selectable phase adjust step-size for the adjust signal. In a fourth embodiment of the oresent invention, the circuit includes the Stall logic, the indicator and the counter. In a fifth embodiment of the present invention, the circuit includes an Averaging circuit to output a phase adjust signal responsive to the averaging of a first and second adjust signals for a predetermined period of time.

Allowable Subject Matter

4. 《 Slairns 1, 数, 5-8, © 24, 30 and 35-38 as per examiner's amendment above are allowed.

The following is a statement of reasons for the indication of allowable subject snatter:

- 4a. Regarding claim 1, prior art of record fails to show the circuit, wherein the clock circuit includes a phase adjust step-size logic capable of outputting an adjustable magnitude of the phase step-size in response to the variable data bit-rate, in combination with every other limitation of the claim.
- 4b. Claim 3, 5-8, 12, 13, 37 and 38 are allowed as being dependent on claim 1.
- 4c. Regarding claim 10, prior art of record fails to show the circuit wherein the clock circuit includes a counter for obtaining a first step-size and the indicator provides a second step-size, wherein the first step size and the second step size are summed to obtain the adjustable phase step-size, in combination with every other limitation of the claim. The claim is interpreted in light of the specification, especially Figs. 1 and 7.
- 1d. Claim 11 is allowed as being dependent on claim 10.
- Regarding claim 14, prior art of record fails to show a circuit with a clock circuit comprising a first stage, coupled to the sampler, capable of outputting a first stage output signal in response to the data signal; a second stage, coupled to the first stage, capable a second stage output signal in response to the first of outputting stage output signal, a third stage, coupled to the second stage, capable outputting the phase adjust signal in response to the second stage output signal; and stall logic, coupled to the first, second and third stages, and capable a holding the phase adjust signal in response to the first and second

stage output signals, in combination with every other limitation of the claim. The claim is interpreted in light of the specification, especially Figs 1 and 5.

- 4f. Claims 15-17 are allowed as being dependent on claim 14.
- Regarding claim 18, prior art of record fails to show a circuit with a clock circuit comprising a first stage, coupled to the sampler, capable of outputting a first stage output signal in response to the data signal; a second stage, coupled to the first stage, capable of outputting a second stage output signal in response to the first stage output signal, a third stage, coupled to the second stage, capable of outputting the phase adjust signal, having a first step-size, in response to the second stage output signal; stall logic, coupled to the first, second and third stages, capable of holding the phase adjust signal in response to the first and second stage output signals; an indicator, coupled to the third stage, capable of outputting a second step-size in response to the variable data bit- rate; and, a counter, coupled to the third stage and the indicator, capable of outputting the phase adjust signal having an adjustable step-size responsive to the first and second step-sizes, in combination with every other limitation of the claim. The claim is interpreted in light of the specification, especially Figs 1, 5 and 7.
- Ah. Slaims 19-24 are allowed as being dependent on claim 18.
- 4i. Regarding claim 30, prior art of record fails to show a method for tracking signals wherein selecting an adjustable step-size includes determining a first step-size based on a variable data bit-rate of the signal; determining a second step-size

and summing the first and second step sizes to obtain adjustable the step-size, <u>in</u> combination with each and every other limitation of the claim.

4j. Claims 34, 35 and 36 are allowed as being dependent on claim 18.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly laineled "Comments on Statement of Reasons for Allowance."

Contact Information

any inquiry concerning this communication or earlier communications from the examiner should be directed to VINEETA S. PANWALKAR whose telephone sumber is (571)272-8561. The examiner can normally be reached on M-F 8:30-6:00.

supervisor, Mohammad Ghayour can be reached on 571-272-3021. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8309.

Information regarding the status of an application may be abtained from the

Art Unit: 2611

Page 11

Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

V. S. P./ Examiner, Art Unit 2611

/Mohammad H Ghayour/ Supervisory Patent Examiner, Art Unit 2611